

# 5 Development Board Manual

The MSA0654 Development Board contains a M30624FGLFP M16C 62 series microcontroller, along with a serial interface for connection to a PC and some switches and display devices. The unit allows M16C programs to be developed.


The unit also contains a monitor program. This monitor program is used with the C-SPY debugger program to allow advanced debugging of programs, by means such as breakpoints and single stepping. The fact that there is a monitor program on the microcontroller in addition to the user program has to be taken into account when writing user programs, since some of the chips resources must be reserved for the user program. These limitations are described here.

In addition to these limitations, the monitor program also adjusts some register values, as detailed in this document.

Note that it is possible to use the development board to construct a stand-alone system by replacing the monitor program with a user program programmed in to the flash memory on the microcontroller. Full details of reprogramming the monitor can be found in the M16C/62 StarterKit2 manual.

## 5.1 M30624FGLFP Microcontroller

The M16C/62 group accommodates certain units in a single chip. These units include ROM and RAM to store instructions and data and the central processing unit (CPU) to execute arithmetic/logic operations. Also included are peripheral units such as timers, serial I/O, D-A converter, DMAC, CRC calculation circuit, A-D converter, and I/O ports. The following explains each unit.



### 5.1.1 Memory

The M16C/62 group address space extends the 1M bytes from address 00000<sub>16</sub> to FFFFF<sub>16</sub>. From FFFFF<sub>16</sub> down is ROM. In the M30624FGLFP there is 256K bytes of internal ROM from C0000h to FFFFFh. The vector table for fixed interrupts such as the reset and NMI are mapped to FFFDC<sub>16</sub> to FFFFF<sub>16</sub>. The starting address of the interrupt routine is stored here. The address of the vector table for timer interrupts, etc., can be set as desired using the internal register (INTB).


From 00400<sub>16</sub> up is RAM. For example, in the M30624FGLFP, 20K bytes of internal RAM is mapped to the space from 00400<sub>16</sub> to 053FF<sub>16</sub>. In addition to storing data, the RAM also stores the stack used when calling subroutines and when interrupts are generated.

The SFR area is mapped to 00000<sub>16</sub> to 003FF<sub>16</sub>. This area accommodates the control registers for peripheral devices such as I/O ports, A-D converter, serial I/O, and timers, etc. Any part of the SFR area that is not occupied is reserved and cannot be used for other purposes.

The special page vector table is mapped to FFE00<sub>16</sub> to FFFDB<sub>16</sub>. If the starting addresses of subroutines or the destination addresses of jumps are stored here, subroutine call instructions and jump instructions can be used as 2-byte instructions, reducing the number of program steps.

### 5.1.2 Central Processing Unit (CPU)

The CPU has a total of 13 registers shown below. Seven of these registers (R0, R1, R2, R3, A0, A1, and FB) come in two sets; therefore, these have two register banks.



Note: These registers consist of two register banks.

### (1) Data registers (R0, R0H, R0L, R1, R1H, R1L, R2, and R3)

Data registers (R0, R1, R2, and R3) are configured with 16 bits, and are used primarily for transfer and arithmetic/logic operations.

Registers R0 and R1 each can be used as separate 8-bit data registers, high-order bits as (R0H/R1H), and low-order bits as (R0L/R1L). In some instructions, registers R2 and R0, as well as R3 and R1 can use as 32-bit data registers (R2R0/R3R1).

### (2) Address registers (A0 and A1)

Address registers (A0 and A1) are configured with 16 bits, and have functions equivalent to those of data registers. These registers can also be used for address register indirect addressing and address register relative addressing.

In some instructions, registers A1 and A0 can be combined for use as a 32-bit address register (A1A0).

### (3) Frame base register (FB)

Frame base register (FB) is configured with 16 bits, and is used for FB relative addressing.

### (4) Program counter (PC)

Program counter (PC) is configured with 20 bits, indicating the address of an instruction to be executed.

#### (5) Interrupt table register (INTB)

Interrupt table register (INTB) is configured with 20 bits, indicating the start address of an interrupt vector table.

#### (6) Stack pointer (USP/ISP)

Stack pointer comes in two types: user stack pointer (USP) and interrupt stack pointer (ISP), each configured with 16 bits. Your desired type of stack pointer (USP or ISP) can be selected by a stack pointer select flag (U flag). This flag is located at the position of bit 7 in the flag register (FLG).

#### (7) Static base register (SB)

Static base register (SB) is configured with 16 bits, and is used for SB relative addressing.

#### (8) Flag register (FLG)

Flag register (FLG) is configured with 11 bits, each bit is used as a flag. The following explains the function of each flag:


- **Bit 0: Carry flag (C flag)**  
This flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic/logic unit.
- **Bit 1: Debug flag (D flag)**  
This flag enables a single-step interrupt.  
When this flag is “1”, a single-step interrupt is generated after instruction execution. This flag is cleared to “0” when the interrupt is acknowledged.
- **Bit 2: Zero flag (Z flag)**  
This flag is set to “1” when an arithmetic operation resulted in 0; otherwise, cleared to “0”.
- **Bit 3: Sign flag (S flag)**  
This flag is set to “1” when an arithmetic operation resulted in a negative value; otherwise, cleared to “0”.
- **Bit 4: Register bank select flag (B flag)**  
This flag chooses a register bank. Register bank 0 is selected when this flag is “0”; register bank 1 is selected when this flag is “1”.
- **Bit 5: Overflow flag (O flag)**  
This flag is set to “1” when an arithmetic operation resulted in overflow; otherwise, cleared to “0”.
- **Bit 6: Interrupt enable flag (I flag)**  
This flag enables a maskable interrupt.  
An interrupt is disabled when this flag is “0”, and is enabled when this flag is “1”.  
This flag is cleared to “0” when the interrupt is acknowledged.
- **Bit 7: Stack pointer select flag (U flag)**  
Interrupt stack pointer (ISP) is selected when this flag is “0” ; user stack pointer (USP) is selected when this flag is “1”.  
This flag is cleared to “0” when a hardware interrupt is acknowledged or an INT instruction of software interrupt Nos. 0 to 31 is executed.
- **Bits 8 to 11: Reserved area**
- **Bits 12 to 14: Processor interrupt priority level (IPL)**

Processor interrupt priority level (IPL) is configured with three bits, for specification of up to eight processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has priority greater than the processor interrupt priority level (IPL), the interrupt is enabled.

- **Bit 15: Reserved area**

The C, Z, S, and O flags are changed when instructions are executed. See the software manual for details.



### 5.1.3 Other Registers

The following is a list of standard names for the microcontroller's registers. In order to use these names in C or Assembler Routines, you need to include a definition file such as M3062F.h

Processor Mode reg	<b>PM</b>	Processor Mode reg 0	<b>PM0</b>
		Processor Mode reg 1	<b>PM1</b>
System clock control reg	<b>CM</b>	System clock control reg 0	<b>CM0</b>
		System clock control reg 1	<b>CM1</b>
Protect reg	<b>PRCR</b>		
Watchdog timer start reg	<b>WDTS</b>	Watchdog timer control reg	<b>WDC</b>
Chip select control reg	<b>CSR</b>	Address match interrupt enable	<b>AIER</b>
Address match interrupt reg 0 (low)	<b>RMAD0L</b>	Address match interrupt reg 1 (low)	<b>RMAD1L</b>
Address match interrupt reg 0 (mid)	<b>RMAD0M</b>	Address match interrupt reg 1 (mid)	<b>RMAD1M</b>
Address match interrupt reg 0 (high)	<b>RMAD0H</b>	Address match interrupt reg 1 (high)	<b>RMAD1H</b>
DMA0 source pointer (word)	<b>SAR0</b>	DMA1 source pointer (long)	<b>SAR1</b>
DMA0 source pointer (low)	<b>SAR0L</b>	DMA1 source pointer (low)	<b>SAR1L</b>
DMA0 source pointer (mid)	<b>SAR0M</b>	DMA1 source pointer (mid)	<b>SAR1M</b>
DMA0 source pointer (high)	<b>SAR0H</b>	DMA1 source pointer (high)	<b>SAR1H</b>
DMA0 destination pointer (long)	<b>DAR0</b>	DMA1 destination pointer (long)	<b>DAR1</b>
DMA0 destination pointer (low)	<b>DAR0L</b>	DMA1 destination pointer (low)	<b>DAR1L</b>
DMA0 destination pointer (mid)	<b>DAR0M</b>	DMA1 destination pointer (mid)	<b>DAR1M</b>
DMA0 destination pointer (high)	<b>DAR0H</b>	DMA1 destination pointer (high)	<b>DAR1H</b>
DMA0 transfer counter	<b>TCR0</b>	DMA1 transfer counter	<b>TCR1</b>
DMA0 transfer counter (low)	<b>TCR0L</b>	DMA1 transfer counter (low)	<b>TCR1L</b>
DMA0 transfer counter (high)	<b>TCR0H</b>	DMA1 transfer counter (high)	<b>TCR1H</b>
DMA0 control reg	<b>DM0CON</b>	DMA1 control reg .	<b>DM1CON</b>
DMA0 interrupt control reg .	<b>DM0IC</b>	DMA1 interrupt control reg	<b>DM1IC</b>
Key input interrupt control reg	<b>KUPIC</b>		
AD conversion interrupt control reg	<b>ADIC</b>		

UART0 transmit interrupt control reg	<b>S0TIC</b>	UART1 transmit interrupt control reg	<b>S1TIC</b>
UART0 receive interrupt control reg	<b>S0RIC</b>	UART1 receive interrupt control reg	<b>S1RIC</b>
TimerA0 interrupt control reg	<b>TA0IC</b>	TimerB0 interrupt control reg	<b>TB0IC</b>
TimerA1 interrupt control reg	<b>TA1IC</b>	TimerB1 interrupt control reg	<b>TB1IC</b>
TimerA2 interrupt control reg	<b>TA2IC</b>	TimerB2 interrupt control reg	<b>TB2IC</b>
TimerA3 interrupt control reg	<b>TA3IC</b>	TimerB3 interrupt control reg	<b>TB3IC</b>
TimerA4 interrupt control reg	<b>TA4IC</b>	TimerB4 interrupt control reg	<b>TB4IC</b>
		TimerB5 interrupt control reg	<b>TB5IC</b>
Interrupt0 interrupt control reg	<b>INT0IC</b>	INT3 interrupt control reg	<b>INT3IC</b>
Interrupt1 interrupt control reg	<b>INT1IC</b>	INT4 interrupt control reg	<b>INT4IC</b>
Interrupt2 interrupt control reg	<b>INT2IC</b>	INT5 interrupt control reg	<b>INT5IC</b>
TimerA/B count start flags	<b>TABSR</b>		
Clock prescaler reset flag	<b>CPSRF</b>		
One-shot start flag	<b>ONSF</b>		
Trigger select reg	<b>TRGSR</b>		
Up- down-count selection flag	<b>UDF</b>		
TimerA0	<b>TA0</b>	TimerA1	<b>TA1</b>
TimerA0 (low byte)	<b>TA0L</b>	TimerA1 (low byte)	<b>TA1L</b>
TimerA0 (high byte)	<b>TA0H</b>	TimerA1 (high byte)	<b>TA1H</b>
TimerA2	<b>TA2</b>	TimerA3	<b>TA3</b>
TimerA2 (low byte)	<b>TA2L</b>	TimerA3 (low byte)	<b>TA3L</b>
TimerA2 (high byte)	<b>TA2H</b>	TimerA3 (high byte)	<b>TA3H</b>
TimerA4	<b>TA4</b>	TimerB0	<b>TB0</b>
TimerA4 (low byte)	<b>TA4L</b>	TimerB0 (low byte)	<b>TB0L</b>
TimerA4 (high byte)	<b>TA4H</b>	TimerB0 (high byte)	<b>TB0H</b>
TimerB1	<b>TB1</b>	TimerB2	<b>TB2</b>
TimerB1 (low byte)	<b>TB1L</b>	TimerB2 (low byte)	<b>TB2L</b>
TimerB1 (high byte)	<b>TB1H</b>	TimerB2 (high byte)	<b>TB2H</b>
TimerB3	<b>TB3</b>	TimerB4	<b>TB4</b>
TimerB3 (low byte)	<b>TB3L</b>	TimerB4 (low byte)	<b>TB4L</b>
TimerB3 (high byte)	<b>TB3H</b>	TimerB4 (high byte)	<b>TB4H</b>
TimerB5	<b>TB5</b>		
TimerB5 (low byte)	<b>TB5L</b>		
TimerB5 (high byte)	<b>TB5H</b>		
TimerA0 mode reg	<b>TA0MR</b>	TimerB0 mode reg	<b>TB0MR</b>
TimerA1 mode reg	<b>TA1MR</b>	TimerB1 mode reg	<b>TB1MR</b>
TimerA2 mode reg	<b>TA2MR</b>	TimerB2 mode reg	<b>TB2MR</b>
TimerA3 mode reg	<b>TA3MR</b>	TimerB3 mode reg	<b>TB3MR</b>
TimerA4 mode reg	<b>TA4MR</b>	TimerB4 mode reg	<b>TB4MR</b>
		TimerB5 mode reg	<b>TB5MR</b>
UART0 mode reg	<b>U0MR</b>	UART1 mode reg	<b>U1MR</b>
UART0 baud rate generator	<b>U0BRG</b>	UART1 baud rate generator	<b>U1BRG</b>
UART0 transmit buffer	<b>U0TB</b>	UART1 transmit buffer	<b>U1TB</b>
UART0 transmit buffer (low byte)	<b>U0TBL</b>	UART1 transmit buffer (low byte)	<b>U1TBL</b>
UART0 transmit buffer (high byte)	<b>U0TBH</b>	UART1 transmit buffer (high byte)	<b>U1TBH</b>
UART0 control reg	<b>U0C</b>	UART1 control reg	<b>U1C</b>
UART0 control reg 0	<b>U0C0</b>	UART1 control reg 0	<b>U1C0</b>
UART0 control reg 1	<b>U0C1</b>	UART1 control reg 1	<b>U1C1</b>
UART0 receive buffer	<b>U0RB</b>	UART1 receive buffer	<b>U1RB</b>
UART0 receive buffer (low byte)	<b>U0RBL</b>	UART1 receive buffer (low byte)	<b>U1RBL</b>
UART0 receive buffer (high byte)	<b>U0RBH</b>	UART1 receive buffer (high byte)	<b>U1RBH</b>
UART control reg 2	<b>UCON</b>		
UART2 transmit buffer reg	<b>U2TB</b>	UART2 transmit interrupt control reg	<b>S2TIC</b>
UART2 transmit buffer reg (low byte)	<b>U2TBL</b>	UART2 receive interrupt control reg	<b>S2RIC</b>
UART2 transmit buffer reg (high byte)	<b>U2TBH</b>	UART2 special mode reg 2	<b>U2SMR2</b>
UART2 receive buffer reg	<b>U2RB</b>	UART2 special mode reg	<b>U2SMR</b>
UART2 receive buffer reg (low byte)	<b>U2RBL</b>	UART2 transmit/receive mode reg	<b>U2MR</b>
UART2 receive buffer reg (high byte)	<b>U2RBH</b>	UART2 bit rate generator	<b>U2BRG</b>
UART2 transmit/receive control reg 0	<b>U2C0</b>	UART2 transmit/receive control reg 1	<b>U2C1</b>
DMA0 cause selection	<b>DM0SL</b>	DMA1 cause selection	<b>DM1SL</b>
CRC data reg	<b>CRCD</b>	CRC data reg (low byte)	<b>CRCDL</b>
CRC data reg (high byte)	<b>CRCDH</b>	CRC input reg	<b>CRCIN</b>
A/D reg 0	<b>AD0</b>	A/D reg 1	<b>AD1</b>

A/D reg 0 (low byte)	<b>AD0L</b>	A/D reg 1 (low byte)	<b>AD1L</b>
A/D reg 0 (high byte)	<b>AD0H</b>	A/D reg 1 (high byte)	<b>AD1H</b>
A/D reg 2	<b>AD2</b>	A/D reg 3	<b>AD3</b>
A/D reg 2 (low byte)	<b>AD2L</b>	A/D reg 3 (low byte)	<b>AD3L</b>
A/D reg 2 (high byte)	<b>AD2H</b>	A/D reg 3 (high byte)	<b>AD3H</b>
A/D reg 4	<b>AD4</b>	A/D reg 5	<b>AD5</b>
A/D reg 4 (low byte)	<b>AD4L</b>	A/D reg 5 (low byte)	<b>AD5L</b>
A/D reg 4 (high byte)	<b>AD4H</b>	A/D reg 5 (high byte)	<b>AD5H</b>
A/D reg 6	<b>AD6</b>	A/D reg 7	<b>AD7</b>
A/D reg 6 (low byte)	<b>AD6L</b>	A/D reg 7 (low byte)	<b>AD7L</b>
A/D reg 6 (high byte)	<b>AD6H</b>	A/D reg 7 (high byte)	<b>AD7H</b>
A/D control reg	<b>ADCON</b>	A/D control reg 0	<b>ADCON0</b>
A/D control reg 1	<b>ADCON1</b>	A/D control reg 2	<b>ADCON2</b>
D-A control reg	<b>DACON</b>		
D-A reg 0	<b>DA0</b>	D-A reg 1	<b>DA1</b>
Port0 and Port1 reg	<b>P01</b>	Port2 and Port3 reg	<b>P23</b>
Port0 reg	<b>P0</b>	Port2 reg	<b>P2</b>
Port1 reg	<b>P1</b>	Port3 reg	<b>P3</b>
Port0 direction reg	<b>P0D</b>	Port2 direction reg	<b>P2D</b>
Port1 direction reg	<b>P1D</b>	Port3 direction reg	<b>P3D</b>
Port0 and Port1 direction reg	<b>P01D</b>	Port2 and Port3 direction reg	<b>P23D</b>
Port4 and Port5 reg	<b>P45</b>	Port6 and Port7 reg	<b>P67</b>
Port4 reg	<b>P4</b>	Port6 reg	<b>P6</b>
Port5 reg	<b>P5</b>	Port7 reg	<b>P7</b>
Port4 direction reg	<b>P4D</b>	Port6 direction reg	<b>P6D</b>
Port5 direction reg	<b>P5D</b>	Port7 direction reg	<b>P7D</b>
Port4 and Port5 direction reg	<b>P45D</b>	Port6 and Port7 direction reg	<b>P67D</b>
Port8 and Port9 reg	<b>P89</b>		
Port8 reg	<b>P8</b>		
Port9 reg	<b>P9</b>	Port10 reg	<b>P10</b>
Port8 direction reg	<b>P8D</b>	Port10 direction reg	<b>P10D</b>
Port9 direction reg	<b>P9D</b>		
Port8 and Port9 direction reg	<b>P89D</b>		
Pull-up reg 0 and 1	<b>PUR01</b>	Pull-up reg 1	<b>PUR1</b>
Pull-up reg 0	<b>PUR0</b>	Pull-up reg 2	<b>PUR2</b>
Data Bank reg	<b>DBR</b>		
SI/O3 interrupt control reg	<b>S3IC</b>	SI/O4 interrupt control reg	<b>S4IC</b>
Bus collision detection interrupt reg	<b>BCNIC</b>		
TimerB3,4, 5 count start flag	<b>TBSR</b>		
TimerA1-1 reg	<b>TA11</b>	TimerA2-1 reg	<b>TA21</b>
TimerA1-1 reg (low byte)	<b>TA11L</b>	TimerA2-1 reg (low byte)	<b>TA21L</b>
TimerA1-1 reg (high byte)	<b>TA11H</b>	TimerA2-1 reg (high byte)	<b>TA21H</b>
TimerA4-1 reg	<b>TA41</b>		
TimerA4-1 reg (low byte)	<b>TA41L</b>		
TimerA4-1 reg (high byte)	<b>TA41H</b>		
Three-phase PWM control reg 0	<b>INVC0</b>	Three-phase PWM control reg 1	<b>INVC1</b>
Three-phase output buffer reg 0	<b>IDB0</b>	Three-phase output buffer reg 1	<b>IDB1</b>
Dead time timer	<b>DTT</b>		
Timer B2 interrupt occurrence frequency	<b>ICTB2</b>		
Interrupt cause select reg	<b>IFSR</b>		
SI/O3 transmit/receive reg	<b>S3TRR</b>	SI/O4 transmit/receive reg	<b>S4TRR</b>
SI/O3 control reg	<b>S3C</b>	SI/O4 control reg	<b>S4C</b>
SI/O3 bit rate generator	<b>S3BRG</b>	SI/O4 bit rate generator	<b>S4BRG</b>
Port control reg	<b>PCR</b>		
FLASH memory control 0 & 1	<b>FMCR</b>	FLASH memory control 1	<b>FMCR1</b>
FLASH memory control 0	<b>FMCR0</b>	FLASH ROM code protect function	<b>ROMCP</b>

## 5.2 Standard Interrupt Vectors


0	INTB (l) to INTB+3 (h)	BRK (not maskable)
4	INTB+16 (l) to INTB+19 (h)	INT3
5	INTB+20 (l) to INTB+23 (h)	Timer B5
6	INTB+24 (l) to INTB+27 (h)	Timer B4
7	INTB+28 (l) to INTB+31 (h)	Timer B3
8	INTB+32 (l) to INTB+35 (h)	Selectable to SI/O4 or INT5
9	INTB+36 (l) to INTB+39 (h)	Selectable to SI/O3 or INT4
10	INTB+40 (l) to INTB+43 (h)	Bus collision detection
11	INTB+44 (l) to INTB+47 (h)	DMA0
12	INTB+48 (l) to INTB+51 (h)	DMA1
13	INTB+52 (l) to INTB+55 (h)	Key input interrupt
14	INTB+56 (l) to INTB+59 (h)	A to D
15	INTB+60 (l) to INTB+63 (h)	UART2 transmit or I <sup>2</sup> C NACK
16	INTB+64 (l) to INTB+67 (h)	UART2 receive or I <sup>2</sup> C ACK
17	INTB+68 (l) to INTB+71 (h)	UART0 transmit
18	INTB+72 (l) to INTB+75 (h)	UART0 receive
19	INTB+76 (l) to INTB+79 (h)	UART1 transmit
20	INTB+80 (l) to INTB+83 (h)	UART1 receive
21	INTB+84 (l) to INTB+87 (h)	Timer A0
22	INTB+88 (l) to INTB+91 (h)	Timer A1
23	INTB+92 (l) to INTB+95 (h)	Timer A2
24	INTB+96 (l) to INTB+99 (h)	Timer A3
25	INTB+100 (l) to INTB+103 (h)	Timer A4
26	INTB+104 (l) to INTB+107 (h)	Timer B0
27	INTB+108 (l) to INTB+111 (h)	Timer B1
28	INTB+112 (l) to INTB+115 (h)	Timer B2
29	INTB+116 (l) to INTB+119 (h)	INT0
30	INTB+120 (l) to INTB+123 (h)	INT1
31	INTB+124 (l) to INTB+127 (h)	INT2
32 to 63	INTB+128 on	Software interrupts (not maskable)

The above interrupts operate via the variable vector table. There are additional interrupts (Undefined, overflow, Address match, single-step, watchdog timer, DBC, and NMI) which operate via the fixed interrupt table. However, these are used by the monitor and should not be used by user programs.

## 5.3 On Board Peripherals

The MSA0654 Development Board contains four switches, two seven segment LED displays and a variable resistor.






### 5.3.1 Analogue Input

The potentiometer, marked AD near the centre of the board, is connected to the AN0 pin on the M16C. The potentiometer is connected to ground and 5V, allowing any voltage between these two points to be applied to the AN0 pin.

### 5.3.2 Seven Segment Displays

The board has two seven segment displays. To reduce the number of I/O pins which are required these displays are multiplexed, so that the segments to display are put out on port P0, and then the digit is selected using the lowest two bits of port P1. The segment drives are active low, so writing a 0 to them switches on the relevant segment. The allocations are given below.



### 5.3.3 Switches

There are four switches on the board, each of which when activated connect the relevant input terminal to ground. When a switch is not pressed, a pull up resistor brings the line high.


Switch	Input Line	Alternative Function
SW1	P8.2	INT0
SW2	P8.3	INT1
SW3	P9.7	ADTRG
SW4	RESET	

### 5.3.4 Restrictions on On-chip Peripherals

UART1 is used by the monitor to communicate with the host PC. This means that its transmit and receive interrupts are used for communication between the monitor program and the host computer and the UART cannot be used in user programs.

## 5.4 Memory Map

The monitor uses 256 bytes of RAM, leaving 19.4Kbyte of internal RAM for use between 00400h and 053FFh. 16Kbytes of FlashROM are also used by the monitor, leaving 239.4Kbyte of FlashROM between C0000h and FBE00h (see below). Note, however, that the IAR compiler available in the lab is restricted to 16Kbyte of code, although other versions of the compiler are available which allow full use of the memory. It is planned to upgrade to a version which will remove this restriction in the near future, but the 16K limit will not be a problem for the projects developed in the course as long as you do not try to use the full version of the library functions.



The monitor uses internal memory mode and therefore writes a '1' to bit 3 of the Processor Mode Register 1. Even without the monitor, memory expansion mode cannot be used unless resistor R12 is removed from the board.

## 5.5 Register Usage

The monitor uses a number of registers. In some cases these registers may not be altered by program or the monitor may fail to operate. In other cases, it is necessary to maintain the values of certain bits to ensure correct operation.

Register Name	Available for Use	Value after a reset
Processor mode register 0	No. Do not modify this register	Initialised to 00h. Processor mode: Single-chip mode
Processor mode register 1	When changing this register in the user program, always be sure to set bit 3 to 1.	Initialised to 08h.
System clock control register 0		Initialised to 08h.
System clock control register 1		Initialised to 20h. Selected main clock divide ratio: Not divide
ISP (interrupt stack pointer)	Set a value below 0530016h. Values 0530016h through 053FF16h are used by the monitor program.	Initialised to 044FFh.
UART1 Transmit/Receive Mode Register	No. Do not modify this register	Initialised to 05h.
UART1 Transfer Speed Register	No. Do not modify this register	Initialised to 1Ah.
UART1 Transmit/Receive Control Register 0	No. Do not modify this register	Initialised to 10h.

Register Name	Available for Use	Value after a reset
UART1 Transmit/Receive Control Register 1	No. Do not modify this register	Initialised to 05h.
UART1 Interrupt Control Register 0	No. Do not modify this register	Initialised to 07h
UART transmit/receive control register 2	Don't change bits 0, 2, 4, 5, and 6	Initialised to 03h
UART1 bit rate generator	No. Do not modify this register	
UART1 transmit buffer register	Don't write any data to this register.	
UART1 receive buffer register	Don't read this register.	
Protect register	If the monitor program starts immediately after Protect Register bit 2 (Port P9 Direction Register and SI/O3,4 Control Register write enable bit) is set to 1 (enabled), a write to some address by the monitor program occurs, so that the P9 Direction Register write enable bit is reset to 0 (disabled). Consequently, the P9 Direction Register cannot be written to in the following cases: 1) When a break to at the instruction that sets the write enable bit to 1 occurs 2) When Go, Step, Over, or Return to the instruction that sets the write enable bit to 1 is executed 3) When the P9 Direction Register is operated on from the dump window, etc.	
Flag register	Write to the D flag and I flag is ignored. (Always D flag is 0, I flag is 1)	

## 5.6 *Interrupts*

The monitor program uses interrupts for its operation. In order not to interfere with the monitor, user programs should not disable interrupts, and should not set the Interrupt Priority Level (IPL) to 7 (but see below). In particular, most of the interrupts to which the fixed vector table relates (Undefined, overflow, BRK instruction, Address match, single-step, watchdog timer, DBC, and NMI) are inhibited by the monitor, and will look like a REIT function to a user program, even if a different routine is specified in the program. Therefore, these functions are not available to the user program, and the UND and INTO instructions should not be used in the program (which means that `und_instruction()` and `interrupt_on_overflow()` should not be used in the C code, either, since these intrinsic functions generate those instructions). The exception is the Reset vector at FFFFCh to FFFFh, which will work normally.

All interrupts located in the variable vector table are available to the user with the exception of the UART1 transmit/receive interrupts, which are used by the monitor program. When using INTB to set up the variable vector table, set **0FCB6BH** at the addresses (software interrupt numbers 19, 20) that correspond to the UART1 transmit/receive interrupts to point to the correct place within the monitor code. The simplest way to do this is to include the file `msa0654.s34` in the project.

The monitor system turns off interrupts 1 to 6, so in order to interrupt the monitor routines, it is necessary to use priority level 7 interrupts for your code. Note that this will make the ISR impossible to debug by single stepping, so debug it using a lower interrupt priority, and then change to level 7 when you have it working.

The monitor's STEP function requires interrupts, and so cannot be used when interrupts are disabled. It is necessary to disable interrupts when changing when changing the Interrupt Control Register, so this part of the code can not be single stepped. Interrupts will also be disabled if your program contains an interrupt service routine. If this is the case, ensure that interrupts are not disabled for more than more than 260µs, you should set the I flag to 1 to re-enable interrupts at the beginning of the interrupt routine.

## 5.7 *Stop and Wait Modes*

Stop and Wait modes cannot be used on the development system.

## 5.8 *Breakpoints and Single Stepping*

Breakpoints can be set on most instructions, especially in C code, but care is required in some cases. It is not possible to set a breakpoint on the instruction following an LDC instruction. Also, if you set a break on an INT instruction, GO will not work correctly. This is due to the fact that breakpoints are implemented by replacing the instruction with a software interrupt returning control to the monitor, and replacing an INT with another INT causes problems restarting.

For similar reasons, it is not possible to single step into an interrupt routine. For example, when single stepping from instruction A in the following example, it would normally be expected that the debugger would stop on instruction B. In fact, it runs through the interrupt routine and stops at instruction C.

```

NOP
NOP
A  INT #3          STEP Skipped over when STEP is executed.
C  NOP
   JMP MAIN
   INT_3:
B  NOP          Address at which program execution ought to stop
   NOP
   NOP
   REIT

```


In order to step into an interrupt routine, you need to set a Break in the code at the start of the routine, and Go to it (rather than Stepping). The following will stop the code at B, allowing you to continue by single stepping.

```

NOP
NOP
INT #3
NOP
JMP MAIN
INT_3:
B  NOP          Place Break here
   NOP
   NOP
   REIT

```

When single stepping past an REIT, JMPS or JSRS instruction, the following instruction will also be executed (i.e., the debugger will execute two instructions)



If interrupts are disabled within the code, then single stepping will execute right through the code without stopping until interrupts are enabled again. For example, when single stepping from A, execution will stop on instruction C, not instruction B.

```

A  FCLR I          ; Disable interrupt
B  AND #00H , 0055H ; Change Timer Interrupt 1
   NOP            ; Clear instructions in pipeline
   NOP
C  FSET I          ; Enable Interrupt

```

### 5.9 Communication Problems during Debug

For communications to operate with the development system, the monitor must be running. Sometimes this is not the case and a communication error occurs. To recover, press the reset button on the board and the reset button on the C-SPY menu. However, the program you downloaded may be corrupted and so it might be necessary to download the program again. The simplest way to do this is to close C-SPY and choose Debugger from the Project menu in the **IAR Embedded Workbench**.

The fact that the monitor is not operating may be due to the fact that the user program is running away and not returning control to the monitor. Since the monitor uses

interrupts to allow this to happen, interrupts have to be enabled and you cannot disable them for your program (other than for short periods). Be careful if you have an interrupt routine which lasts more than 260 $\mu$ s, you should set the I flag to 1 to re-enable interrupts at the beginning of the interrupt routine. If an error occurs during downloading, press the reset button in case the program has started to run.